In this paper, a new three phase soft switching inverter is presented. All of the semiconductor elements of this converter are soft switched. Employing only two auxiliary switches as DC-link switches and a simple control circuit are the advantages of the proposed inverter. The analytical equations and operating modes of the presented inverter are explained in details. The design considerations are presented and the experimental results verify the theoretical analysis.
I. INTRODUCTION
Inverters have many applications in power electronics, such as AC motor drives, active power filters, and uninterruptible power supplies. To increase the efficiency of converters and to decrease electromagnetic interference, it is necessary to use soft switching techniques [1] - [3] . Among these techniques, quasi-resonant dc-link inverters have the advantages of zero voltage switching (ZVS) for the main switches, a low number of the auxiliary switches and low voltage stress on the main switches.
One of the main objectives of quasi-resonant dc-link inverters is achieving soft switching conditions with a minimum number of auxiliary circuit elements. The auxiliary circuit in [4] has three auxiliary switches and the auxiliary circuits in [5] - [9] have two auxiliary switches. Reducing the number of auxiliary switches simplifies the control circuit and decreases the inverter cost. Therefore, it is worth offering to provide soft switching inverters with one auxiliary switch [10] , [11] . In [10] , the number of auxiliary switches is reduced at the cost of employing extra elements including three diodes, coupled inductors and a resonant capacitor. The auxiliary circuit presented in [11] reduced the number of extra elements at the expense of adding a capacitive voltage divider at the inverter input and losing control over the zero voltage interval of the inverter DC-link. [12] and [13] have no auxiliary switch and the soft switching condition is achieved by a DC-link switch. The drawback of these inverters is that their DC-link switch is turned off under an almost zero voltage condition due to the existence of a leakage inductor in series with the DC-link switch, which causes a voltage spike across the switch at the turn off instant. To reduce this voltage spike, a passive turn off snubber must be used, which add extra losses to the circuit. Soft switching inverters usually do not have a passive snubber. The soft switching inverter presented in [14] , in addition to having an auxiliary switch, requires such a snubber for the auxiliary switch.
A new soft switching inverter with two DC-link switches is proposed in this paper. These switches are turned on under the zero voltage zero current switching (ZVZCS) condition and off under the ZVS condition. Since the sources of the DC-link switches are connected together, and they are complimentary switched, their gate drive circuits become simple. The proposed inverter has a lower number of extra elements in comparison with previous converters while all of the switches are fully soft switched. Furthermore, the DC-link switches share the inverter current which considerably reduces the switches current stress.
The proposed inverter is introduced and its operating modes are discussed in section II. The design considerations of the proposed inverter are provided in section III and the experimental results of a 250W, 20kHz prototype inverter are presented in section IV. The presented experimental results confirm the theoretical analysis.
II. PROPOSED INVERTER DESCRIPTION AND OPERATION
The circuit configuration of the proposed soft switching inverter is illustrated in Fig. 1 . The main inverter is composed of the switches S 1 to S 6 . The auxiliary circuit consists of the DC-link switches S a1 and S a2 , the coupled inductors L r1 and L r2 , and the capacitors C r , C s1 and C s2 . Due to circuit symmetry, L r1 is designed to be equal to L r2 , and C s1 is designed to be equal to C s2 . To simplify the inverter analysis, the main inverter switches and the load are replaced with S inv and I o as shown in Fig. 2 . Also diode D o stands for the antiparallel diodes of the inverter switches. In order to simplify the inverter operating analysis, all of the circuit elements are assumed to be ideal.
The main theoretical waveforms of the proposed inverter are presented in Fig. 3 . The proposed inverter has six distinct operating modes in a switching cycle, as shown in Fig. 4 . Before the first operating mode, it is supposed that S a1 is on and that S a2 is off. Also, it is assumed that switch S inv is on, I o is flowing through D o and the L r1 current is increasing.
When the L r1 current reaches I o , D o turns off under the ZCS condition and then the additional current flows through S inv . The L r1 current is:
The L r1 current increases linearly until it reaches I i which is defined as the minimum required current of L r1 that guarantees the charging of C r in mode 4. The design procedure of I i is illustrated in section III. The duration of this mode is:
Mode 2 (t 1 ≤ t ≤ t 2 ): At t 1 , the states of the inverter main switches are changed. Due to C r , the inverter main switches are turned off under the ZVS condition. This means that S inv is turned off. Thus a resonance starts between C r , C s2 and L r1 which increases the DC-link voltage. C s2 is designed to absorb the energy stored in the leakage inductance L r2 at the S a2 turn off instant. Therefore the discharging time of C s2 is negligible. The C r voltage and the L r1 current equations are:
where
This mode continues until the C r voltage reaches V s . Duration of this mode is:
Mode 3 (t 2 ≤ t ≤ t 3 ): At t 2 , the C r voltage reaches V s and the diode D 2 turns on under the ZVS condition. Thus, a fraction of the L r1 linkage flux moves to L r2 and the current of L r2 begins to freewheel through the switch S a1 and the inductor L r2 . At the beginning of this interval, the L r1 current is:
The ampere-turns of the coupled inductors must be constant, so I Lr1 and I Lr2 are obtained as follows:
In this mode the power flows from the source to the load. This mode continues until a change is required in the inverter switches.
Mode 4 (t 3 ≤ t ≤ t 4 ): If the states of the inverter main switches need to be changed, S a1 must be turned off. Thus the ampere-turns of L r1 move to L r2 and the L r2 current increases. Therefore C r begins to discharge.
Note that a part of the L r2 energy used to charge C s1 is negligible since C s1 is a smaller capacitance in comparison with C r . In this mode L r1 resonates with C r and the C r voltage decreases to zero. S a1 is turned off under the ZVS condition at the beginning of this mode. Also, S a2 can be turned on under the ZVZCS condition due to the conduction of D 2 . The L r2 current and the C r voltage in this mode are:
I Lr2 (t) = I 1 cos(ω r (t − t 3 )).
When the C r voltage reaches zero, this interval ends. Thus, the duration of this mode is:
Mode 5 (t 4 ≤ t ≤ t 5 ): In this interval, the diode D o turns on under the ZVS condition and the L r2 current is discharged to the input source via D o . Thus, the switch S inv can be turned on under the ZVZCS condition. The L r2 current decreases linearly from I 2 to zero. Thus the L r2 current is:
Duration of this mode is:
Mode 6 (t 5 ≤ t ≤ t 6 ): At t 5 , the L r2 current reaches zero and the diode D 2 turns off under the ZCS condition. In this mode the L r2 current reverses and flows through S a2 and S inv .
III. DESIGN CONSIDERATION OF THE PROPOSED SOFT SWITCHING INVERTER
Designing the proposed circuit involves the selection of L r1 , C s1 , C r and I i . The inductor L r1 provides the zero current switching condition for the DC-link switch at the turn on instant.
Therefore its value can be selected like that of a regular turn on snubber [15] . The capacitor C s1 provides the zero voltage switching condition at the switch turn off instant for the DClink switch. Therefore its value can be selected like that of a regular turn off snubber [15] .
C r is designed to be much larger than C s1 and therefore the resonance time between C s1 and L r1 in mode 4 is negligible.
A practical design for the ratio of C r /C s1 is between 10 and 20.
The initial current I i must be large enough to guarantee the discharging of C r in mode 4. Thus according to equation (10):
By substituting I 1 from equation (7) in equation (16), the following relation is obtained: t is necessary to design for the worst possible condition. The right side of relation (17) is at its maximum when I o is maximized. In practice, to compensate for the effect of C s2 and C s1 in the second and fourth modes, I i must be designed 20 percent larger than its calculated value. Thus the following equation is obtained:
where I om is the maximum of I o .
IV. EXPERIMENTAL RESULTS
A prototype of the proposed soft switching inverter is implemented at a 20kHz switching frequency. The input voltage (V s ) is 100V and the output load power is 250W with a 0.9 power factor. The output frequency is 400Hz. According to the design procedure, the auxiliary circuit parameters are calculated as C r =10nF, C s =470pF, and L r =18µH.
A photograph of the prototype inverter circuit is shown in figure 5 . The switches in the inverter are IRFP460. A 470µF capacitor is placed at the rectifier output and the inverter input. The inverter input power is produced with a rectifying 50Hz voltage that was obtained from an autotransformer. The inverter load is a simple R-L load. A photograph of the prototype control circuit is shown in Fig. 6 . The gate pulses are produced with an ATMEGA16 microcontroller and the gate drivers are IR2113.
The experimental results are illustrated in figures 7, 8 and 9. The voltages and currents of the auxiliary switches are illustrated in Fig. 7 . The inherent anti-parallel diodes of the auxiliary switches are considered as D 1 and D 2 . Thus, sum of the switches and the anti-parallel diodes are shown in this figure. It can be seen that the auxiliary switches are turned on under the ZVZCS condition and turned off under ZVS condition. The voltage and current waveforms of the inverter main switches along with the DC-link voltage are shown in Fig. 8 . It can be seen from this figure that the inverter main switches are turned on and off under the ZVS conditions. Fig.  9 shows the inverter three phase output currents.
In Fig. 10 the proposed inverter efficiency is compared with a hard switching inverter at several output power levels. It can be seen that the efficiency of the proposed inverter is improved by about 2 percent at nominal power. This improvement is one of the several advantages of soft switching. Other advantages include a reduction in electromagnetic interference and an increase in the switching frequency of the inverter.
V. CONCLUSION
In this paper, a new soft switching three phase inverter is presented. To achieve soft switching for the main switches, the converter uses two DC-link switches. The inverter main switches are turned on and off under the zero voltage condition 
